Abstract: This paper presents a power-efficient 80 MS/s, 11 bit ENOB ADC. It is realized in 28 nm CMOS and is based on two interleaved pipelined SAR ADCs. It includes an on-chip reference generator ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results